当前位置：燊容电子科技（上海）有限公司>>VIAVI-PCIE 5.0 协议分析仪>>VIAVI唯亚威 PCIE5.0 Analyzer(Xgig5P-PCIe5-X16-PF)

VIAVI唯亚威 PCIE5.0 Analyzer(Xgig5P-PCIe5-X16-PF)

返回列表页

参考价

面议

具体成交价以合同协议为准

产品型号

品牌

厂商性质其他

所在地上海

在线询价收藏产品查看联系电话

联系方式：柏工,滕先生查看联系方式

更新时间：2023-08-02 13:36:24浏览次数：173次

联系我时，请告知来自智慧城市网

产品分类 品牌分类

  VIAVI-PCIE 5.0 协议分析仪

全部产品列表

暂无信息

燊容电子科技（上海）有限公司

经营模式：其他

商铺产品：315条

所在地区：上海上海

联系人：柏工,滕先生

询价 给他留言

产品简介

VIAVIXgig®5P16Analyzer/ExerciserPlatformforPCIExpress®5

详细介绍

VIAVI

Xgig® 5P16 Analyzer/Exerciser Platform

for PCI Express® 5.0

Provides 16-lane full-speed data capture and error injection, enabling detailed functional and performance analysis of PCIe protocol.

The VIAVI Solutions Xgig 5P16 platform allows simultaneous protocol analysis for PCIe 5th generation protocol traffic at all layers of the stack. The exerciser capability supports compliance testing and advanced debug. It supports link speeds to 32 GT/s and widths up-to 16-lanes.

The latest addition to the family of VIAVI protocol test products, it is fully compatible with other PCIe data rates of 2.5, 5.0, 8.0 and 16GTps. In today’s complex, multiprotocol environments where integrated analysis with other interfaces such as Ethernet, SAS, and FC are required, the Xgig 5P16 connects with other VIAVI protocol analyzers designed for these protocols to provide time correlated multiprotocol views.

Please contact your local VIAVI representative for details or find more product options on our PCIe Test Equipment page.

Highlights

32GTps, PCIe 5.0 data rate operation
Fully compatible with previous PCIe generations at 2.5G, 5.0G, 8G and 16GTps
Link widths to 16-lanes, including 1-, 2-, 4-, and 8-lanes
256GB memory (128GB upstream and 128GB downstream)
Memory segmentation for capture of multiple traces
Host-Client connection for remote debugging using Ethernet or local debugging using USB
SMB capture and trigger for NVMe Management Interface (NVMe-MI) observability
Supports full Analyzer functionality together with Exerciser operation
Highly flexible PCIe protocol generation and response (exerciser)
The Auxiliary ports allow multi-chassis operation
Decodes all PCIe and NVMe traffic at all layers of the stack including the TLP, DLLP, and PHY layer logic sub-blocks
Flexible trigger events include training sequences, ordered sets, queue pairs, PRPs, SGL, SMB, etc.
Cascade captures from up to four Xgig chassis into a single trace view
Full support of PCI Express LTSSM analysis
Field replaceable modular fan and power supply
LED’s give quick indicators of power and status
Works with the VIAVI Xgig software tool suite: Trace Control, Trace View, Expert
Supported by a wide variety of interposers (CEM, U.3, etc.)